北京清华大学高精尖研究中心
分享到

Scalable DRAM Designs from the Perspective of Prolonged Restore Time

Date: 2017-08-07
Writer:

Scalable DRAM Designs from the Perspective of  Prolonged Restore Time

I. Details of the lecture 

Topic: Scalable DRAM Designs from the Perspective of  Prolonged Restore Time

Time: 11:00am, Aug 8, 2017

Location: Room 8-206, ROHM Building,Tsinghua University

Speaker: Youtao Zhang   Associate Professor, Dept. of  Computer Science, University of Pittsburgh, PA, USA

II. Introduction to the speaker 

Youtao Zhang is currently an Associate Professor of Computer Science, University of Pittsburgh, Pittsburgh, PA, USA. He received the Ph.D. degree in computer science from the University of Arizona, Tucson, AZ, USA, in 2002. His current research interests include computer architecture, program analysis, and optimization. Prof. Zhang was the recipient of the U.S. National Science Foundation Career Award in 2005. He is also the co-author of several papers that received conference paper awards. He is a member of ACM/IEEE.

III. Content of lecture 

DRAM has been the de facto memory technology for the past decades. Scaling DRAM in deep sub-micron regime faces significant challenges to balance density, yield and performance. In this talk, we will discuss scalable DRAM designs from PRT (prolong restore time) prospective. PRT was identified as one of the three major scaling issues of DRAM. We first study the severity of PRT by quantifying its impact on JEDEC timing constraints. Instead of adopting traditional approaches that result in either low yield rate or large performance degradation, we propose schemes to expose the variations to the architectural level. By constructing memory chunks with different accessing speeds and, in particular, exploiting the performance benefits of fast chunks, a variation-aware memory controller can effectively compensate the performance loss. We then exploit the correlation between refresh and restore operations. We propose to truncate a restore on basis ofthe time distance to the next refresh. To expose more truncation opportunities, we adopt multirate-rate refresh to shorten the refresh distance by increasing the refresh rate of recently accessed rows.


Hot News / Related recommendation
2017 - 02 - 28
点击次数: 0
The Center hosted the high-end forum under the theme of “Future Chip 2016: Challenges and Opportunities in Design Automation” at Tsinghua University Information Science and Technology Building on Dece...
2017 - 02 - 28
点击次数: 0
i. Seminar InformationTopic: Flash performance and reliability optimization: from chip, controller to systemTime: Wednesday, December 14, 2016, 12:10 - 13:10Location: Room 10-206, Rohm ...
2017 - 02 - 28
点击次数: 0
I. Details of the lecture Topic: Optimization of Non-Volatile FPGA Time: Wednesday, December 14, 2016, 12:10 - 13:10Venue: Room 10-206, Rohm Building, Tsinghua UniversitySpeaker: Hu Jingtong...
2017 - 02 - 28
点击次数: 0
i. Seminar InformationTopic: The Design of A User-Centric Mobile SystemTime: 2016 December 14(Wed)13:10 - 13:40Location: Room 10-206, Rohm Building, Tsinghua University Speaker: Dr. Pi-Cheng Hsiu...
Center Address
Address: Beijing Innovation Center for Future Chip, Building A, 3# Heqing Road, Haidian District, Beijing, China
Telephone: 010-62788711
WeChat: THU-ICFC
北京清华大学高精尖研究中心
Copyright ©2005 - 2013 BEIJING INNOVATION CENTER FOR FUTURE CHIP
犀牛云提供云计算服务
Focus on WeChat public number
Focus on WeChat public number
Focus on WeChat public number